[5] BANDO Y., SAITO T., FUJITA M. Hexagonal Storage Scheme for Interleaved Frame Buffers an

References

GH2004:015-024:2004 [1]A ILA T.,A KENINE-M LLER T.:A Hierarchical Shadow V olume Algorithm.In Harris and Luebke[28],

pp.15–24.

[2]A KELEY K.,N EUMANN U.(Eds.):.Graphics Hardware(Los Angeles,USA,2001),Eurographics As-

GH01-proc sociation.

EGGH06:027-030:2006 [3]A KELEY K.,S U J.:Minimum Triangle Separation for Correct Z-Buffer Occlusion.In Harris et al.[29],

pp.27–30.

[4]A SSARSSON U.,D OUGHERTY M.,M OUNIER M.,A KENINE-M OLLER T.:An optimized soft shadow

AD:2003:AOS volume algorithm with real-time performance.In Doggett et al.[14],pp.033–040.

[5]B ANDO Y.,S AITO T.,F UJITA M.:Hexagonal Storage Scheme for Interleaved Frame Buffers and Tex-

EGGH05:033-040:2005 tures.In Mei?ner and Schneider[55],pp.33–40.

[6]B ITTER I.,N EOPHYTOU N.,M UELLER K.,K AUFMAN A.E.:Squeeze:Numerical-Precision-

GH2004:025-034:2004 Optimized V olume Rendering.In Harris and Luebke[28],pp.25–34.

[7]B OO M.,A MOR M.,D OGGETT M.,H IRCHE J.,S TRASSER W.:Hardware Support for Adaptive Subdi-

GH01:033-040:2001 vision Surface Rendering.In Akeley and Neumann[2],pp.33–40.

[8]B OUBEKEUR T.,S CHLICK C.:Generic Mesh Re nement on GPU.In Mei?ner and Schneider[55],

EGGH05:099-104:2005 pp.99–104.

[9]C ARR N.A.,H ALL J.D.,H ART J.C.:The ray engine.In Ertl et al.[15],pp.037–046.

CH:2002:TRE

[10]C ARR N.A.,H ALL J.D.,H ART J.C.:Gpu algorithms for radiosity and subsurface scattering.In

CH:2003:GAF Doggett et al.[14],pp.051–059.

[11]C HAN E.,N G R.,S EN P.,P ROUDFOOT K.,H ANRAHAN P.:Ef?cient partitioning of fragment shaders

CN:2002:EPO for multipass rendering on programmable graphics hardware.In Ertl et al.[15],pp.069–078.

[12]C HEN J.,G ORDON M.I.,T HIES W.,Z WICKER M.,P ULLI K.,D URAND F.:A Recon gurable Archi-

EGGH05:071-080:2005 tecture for Load-Balanced Rendering.In Mei?ner and Schneider[55],pp.71–80.

[13]D OBASHI Y.,Y AMAMOTO T.,N ISHITA T.:Interactive rendering of atmospheric scattering effects using

DY:2002:IRO graphics hardware.In Ertl et al.[15],pp.099–108.

[14]D OGGETT M.,H EIDRICH W.,M ARK W.,S CHILLING A.(Eds.):.SIGGRAPH/Eurographics Workshop

GH03-proc on Graphics Hardware(San Diego,California,2003),Eurographics Association.

[15]E RTL T.,H EIDRICH W.,D OGGETT M.(Eds.):.SIGGRAPH/Eurographics Workshop on Graphics Hard-

GH02-proc ware(Saarbrücken,Germany,2002),Eurographics Association.

[16]F ATAHALIAN K.,S UGERMAN J.,H ANRAHAN P.:Understanding the Ef?ciency of GPU Algorithms for

GH2004:133-138:2004 Matrix-Matrix Multiplication.In Harris and Luebke[28],pp.133–138.

[17]F ENNEY S.:Texture compression using low-frequency signal modulation.In Doggett et al.[14],pp.084–

Fenney:2003:TCU 091.

GH2004:045-054:2004 [18]F OLEY T.,H OUSTON M.,H ANRAHAN P.:Ef?cient Partitioning of Fragment Shaders for Multiple-

Output Hardware.In Harris and Luebke[28],pp.45–54.

[19]F OLEY T.,S UGERMAN J.:KD-Tree Acceleration Structures for a GPU Raytracer.In Mei?ner and

EGGH05:015-022:2005 Schneider[55],pp.15–22.

[20]F OREST V.,B ARTHE L.,P AULIN M.:Realistic Soft Shadows by Penumbra-Wedges Blending.In Harris

EGGH06:039-047:2006 et al.[29],pp.39–47.

[21]F RANK S.,K AUFMAN A.:Dependency graph scheduling in a volumetric ray tracing architecture.In Ertl

FK:2002:DGS et al.[15],pp.127–135.

[22]G OODNIGHT N.,W OOLLEY C.,L EWIN G.,L UEBKE D.,H UMPHREYS G.:A multigrid solver for

GW:2003:AMS boundary value problems using programmable graphics hardware.In Doggett et al.[14],pp.102–111.

[23]G OVINDARAJU N.K.,R EDON S.,L IN M.C.,M ANOCHA D.:Cullide:Interactive collision detection

GR:2003:CIC between complex models in large environments using graphics hardware.In Doggett et al.[14],pp.025–

032.

GR:2002:HQU

[24]G UTHE S.,R TTGER S.,S CHIEBER A.,S TRASSER W.,E RTL T.:High-quality unstructured volume

rendering on the pc platform.In Ertl et al.[15],pp.119–125.

[25]G.W ETEKAM,S TANEKER D.,K ANUS U.,M.W AND:A Hardware Architecture for Multi-Resolution

EGGH05:045-052:2005 V olume Rendering.In Mei?ner and Schneider[55],pp.45–52.

[26]H ADWIGER M.,K RATZ A.,S IGG C.,BüHLER K.:GPU-Accelerated Deep Shadow Maps for Direct

EGGH06:049-052:2006 V olume Rendering.In Harris et al.[29],pp.49–52.

[27]H AN B.,Z HOU B.:Ef?cient Video Decoding on GPUs by Point Based Rendering.In Harris et al.[29],

EGGH06:079-086:2006 pp.79–86.

[28]H ARRIS M.,L UEBKE D.(Eds.):.Graphics Hardware(Grenoble,France,2004),Eurographics Associa-

GH2004-proc tion.

EGGH06-proc

[29]H ARRIS M.,M EISSNER M.,O LANO M.,S LUSALLEK P.(Eds.):.Graphics Hardware(Vienna,Austria,

2006),Eurographics Association.

[30]H ARRIS M.J.,B AXTER W.,S CHEUERMANN T.,L ASTRA A.:Simulation of cloud dynamics on graph-

HB:2003:SOC ics hardware.In Doggett et al.[14],pp.092–101.

[31]H ARRIS M.J.,C OOMBE G.,S CHEUERMANN T.,L ASTRA A.:Physically-based visual simulation on

HC:2002:PBV graphics hardware.In Ertl et al.[15],pp.109–118.

[32]H ART J.C.:Perlin Noise Pixel Shaders.In Akeley and Neumann[2],pp.87–94.

GH01:087-094:2001 [33]H ASSELGREN J.,A KENINE-M LLER T.:Ef?cient Depth Buffer Compression.In Harris et al.[29],

EGGH06:103-110:2006 pp.103–110.

[34]H EIRICH A.:Optimal Automatic Multi-pass Shader Partitioning by Dynamic Programming.In Mei?ner

EGGH05:091-098:2005 and Schneider[55],pp.91–98.

[35]H ENSLEY J.,S INGH M.,L ASTRA A.:A Fast,Energy-Ef?cient Z-Comparator.In Mei?ner and Schneider

EGGH05:041-044:2005

[55],pp.41–44.

[36]H ORMANN K.,T ARINI M.:A Quadrilateral Rendering Primitive.In Harris and Luebke[28],pp.7–14.

GH2004:007-014:2004 [37]I NADA T.,M C C OOL M.D.:Compressed Lossless Texture Representation and Caching.In Harris et al.

EGGH06:111-120:2006

[29],pp.111–120.

[38]K AMEYAMA M.,K ATO Y.,F UJIMOTO H.,N EGISHI H.,K ODAMA Y.,I NOUE Y.,K AWAI H.:3d

KK:2003:3DG graphics lsi core for mobile phone z3d.In Doggett et al.[14],pp.060–067.

[39]K ANUS U.,W ETEKAM G.,H IRCHE J.:V oxelcache:A cache-based memory architecture for volume

KW:2003:VAC graphics.In Doggett et al.[14],pp.076–083.

[40]K AUTZ J.,H EIDRICH W.,S EIDEL H.-P.:Real-Time Bump Map Synthesis.In Akeley and Neumann

GH01:109-114:2001

[2],pp.109–114.

[41]K IPFER P.,S EGAL M.,W ESTERMANN R.:UberFlow:A GPU-Based Particle Engine.In Harris and

GH2004:115-122:2004 Luebke[28],pp.115–122.

[42]K OLB A.,L ATTA L.,R EZK-S ALAMA C.:Hardware-based Simulation and Collision Detection for Large

GH2004:123-132:2004 Particle Systems.In Harris and Luebke[28],pp.123–132.

[43]K RAUS M.,E RTL T.:Adaptive texture maps.In Ertl et al.[15],pp.007–015.

KE:2002:ATM

[44]L AINE S.:Split-Plane Shadow V olumes.In Mei?ner and Schneider[55],pp.23–33.

EGGH05:023-033:2005 [45]L APIDOUS E.,J IAO G.,Z HANG J.,W ILSON T.:Quasi-Linear Depth Buffers With Variable Resolution.

GH01:081-086:2001 In Akeley and Neumann[2],pp.81–86.

[46]L EE S.,P ARK W.,L EE W.,H AN T.,Y ANG S.:An effective hardware architecture for bump mapping

LP:2003:AEH using angular operation.In Doggett et al.[14],pp.068–075.

[47]M A V.C.H.,M C C OOL M.D.:Low latency photon mapping using block hashing.In Ertl et al.[15],

MM:2002:LLP pp.089–098.

[48]M ARK W.R.,P ROUDFOOT K.:Compiling to a VLIW Fragment Pipeline.In Akeley and Neumann[2],

GH01:047-055:2001 pp.47–55.

[49]M ARK W.R.,P ROUDFOOT K.:The F-Buffer:A Rasterization-Order FIFO Buffer for Multi-Pass Ren-

GH01:057-063:2001 dering.In Akeley and Neumann[2],pp.57–63.

[50]M C A LLISTER D.K.,L ASTRA A.A.,H EIDRICH W.:Ef?cient rendering of spatial bi-directional re-

ML:2002:ERO ?ectance distribution functions.In Ertl et al.[15],pp.079–088.

[51]M C C OOL M.D.,Q IN Z.,P OPA T.S.:Shader metaprogramming.In Ertl et al.[15],pp.057–068.

MQ:2002:SM

[52]M C C OOL M.D.,W ALES C.,M OULE K.:Incremental and Hierarchical Hilbert Order Edge Equation

GH01:065-072:2001 Polygon Rasterization.In Akeley and Neumann[2],pp.65–72.

[53]M EINDS K.,B ARENBRUG B.:Resample hardware for3d graphics.In Ertl et al.[15],pp.017–026.

MB:2002:RHF

[54]M EI NER M.,K ANUS U.,W ETEKAM G.,H IRCHE J.,E HLERT A.,S TRASSER W.,D OGGETT M.,

MK:2002:ARI P ROKSA R.:A recon?gurable interactive volume rendering system.In Ertl et al.[15],pp.137–146.

[55]M EISSNER M.,S CHNEIDER B.-O.(Eds.):.Graphics Hardware(Los Angeles,California,2005),Euro-

EGGH05-proc graphics Association.

[56]M OERSCHELL A.,O WENS J.D.:Distributed Texture Memory in a Multi-GPU Environment.In Harris

EGGH06:031-038:2006 et al.[29],pp.31–38.

[57]M ORELAND K.,A NGEL E.:The fft on a gpu.In Doggett et al.[14],pp.112–119.

MA:2003:TFO

[58]M ORETON H.:Watertight Tessellation using Forward Differencing.In Akeley and Neumann[2],pp.25–

GH01:025-032:2001

32.

EGGH06:095-101:2006 [59]M UNKBERG J.,A KENINE-M LLER T.,S TR M J.:High Quality Normal Map Compression.In Harris

et al.[29],pp.95–101.

[60]O LANO M.:Modi?ed Noise for Evaluation on Graphics Hardware.In Mei?ner and Schneider[55],

EGGH05:105-110:2005 pp.105–110.

[61]O LANO M.,K UEHNE B.,S IMMONS M.:Automatic shader level of detail.In Doggett et al.[14],

OK:2003:ASL pp.007–014.

[62]O LANO M.,M UKHERJEE S.,D ORBIE A.:Vertex-based Anisotropic Texturing.In Akeley and Neumann

GH01:095-098:2001

[2],pp.95–98.

[63]O WENS J.D.,K HAILANY B.,T OWLES B.,D ALLY W.J.:Comparing reyes and opengl on a stream

OK:2002:CRA architecture.In Ertl et al.[15],pp.047–056.

[64]P URCELL T.J.,D ONNER C.,C AMMARANO M.,J ENSEN H.W.,H ANRAHAN P.:Photon mapping on

PD:2003:PMO programmable graphics hardware.In Doggett et al.[14],pp.041–050.

[65]P URNOMO B.,B ILODEAU J.,C OHEN J.D.,K UMAR S.:Hardware-Compatible Vertex Compression

EGGH05:053-062:2005 Using Quantization and Simpli cation.In Mei?ner and Schneider[55],pp.53–62.

[66]R ASKAR R.:Hardware Support for Non-photorealistic Rendering.In Akeley and Neumann[2],pp.41–

GH01:041-046:2001

46.

GH01:017-024:2001 [67]R EZK-S ALAMA C.,S CHEUERING M.,S OZA G.,G REINER G.:Fast V olumetric Deformation On Gen-

eral Purpose Hardware.In Akeley and Neumann[2],pp.17–24.

[68]R IFFEL A.,L EFOHN A.E.,V IDIMCE K.,L EONE M.,O WENS J.D.:Mio:Fast Multipass Partitioning

GH2004:035-044:2004 via Priority-Based Instruction Scheduling.In Harris and Luebke[28],pp.35–44.

[69]S CHMITTLER J.,W ALD I.,S LUSALLEK P.:Saarcor-a hardware architecture for ray tracing.In Ertl

SW:2002:SAH et al.[15],pp.027–036.

[70]S CHMITTLER J.,W OOP S.,W AGNER D.,P AUL W.J.,S LUSALLEK P.:Realtime Ray Tracing of

GH2004:095-106:2004 Dynamic Scenes on an FPGA Chip.In Harris and Luebke[28],pp.95–106.

[71]S CHRODERS M.F.A.,VAN G ULIK R.:Quadtree Relief Mapping.In Harris et al.[29],pp.61–66.

EGGH06:061-066:2006 [72]S EGOVIA B.,I EHL J.C.,M ITANCHEY R.,P ROCHE B.:Non-interleaved Deferred Shading of Inter-

EGGH06:053-060:2006 leaved Sample Patterns.In Harris et al.[29],pp.53–60.

[73]S EN P.:Silhouette Maps for Improved Texture Magni?cation.In Harris and Luebke[28],pp.65–74.

GH2004:065-064:2004 [74]S HEAFFER J.W.,L UEBKE D.,S KADRON K.:A Flexible Simulation Framework for Graphics Architec-

GH2004:085-094:2004 tures.In Harris and Luebke[28],pp.85–94.

[75]S HEAFFER J.W.,L UEBKE D.P.,S KADRON K.:The Visual Vulnerability Spectrum:Characterizing

EGGH06:009-016:2006 Architectural Vulnerability for Graphics Hardware.In Harris et al.[29],pp.9–16.

[76]S HI W.,L EE H.-H.S.,Y OO R.M.,B OLDYREVA A.:A Digital Rights Enabled Graphics Processing

EGGH06:017-026:2006 System.In Harris et al.[29],pp.17–26.

[77]S HIN H.-C.,L EE J.-A.,K IM L.-S.:SPAF:Sub-texel Precision Anisotropic Filtering.In Akeley and

GH01:099-107:2001 Neumann[2],pp.99–107.

[78]S HIUE L.-J.,G OEL V.,P ETERS J.:Mesh mutation in programmable graphics hardware.In Doggett

SG:2003:MMI et al.[14],pp.015–024.

[79]S OHN J.-H.,W OO R.,Y OO H.-J.:A Programmable Vertex Shader with Fixed-Point SIMD Datapath

GH2004:107-114:2004 for Low Power Wireless Applications.In Harris and Luebke[28],pp.107–114.

[80]S TEWART J.,B ENNETT E.,M C M ILLAN L.:PixelView:A View-Independent Graphics Rendering

GH2004:075-084:2004 Architecture.In Harris and Luebke[28],pp.75–84.

[81]S TR M J.,A KENINE-M LLER T.:iPACKMAN:High-Quality,Low-Complexity Texture Compression

EGGH05:063-070:2005 for Mobile Phones.In Mei?ner and Schneider[55],pp.63–70.

[82]S USSMAN M.,C RUTCHFIELD W.,P APAKIPOS M.:Pseudorandom Number Generation on the GPU.In

EGGH06:087-094:2006 Harris et al.[29],pp.87–94.

[83]W EI L.-Y.:Tile-Based Texture Mapping on Graphics Hardware.In Harris and Luebke[28],pp.55–64.

GH2004:055-064:2004 [84]W EXLER D.,G RITZ L.,E NDERTON E.,R ICE J.:GPU-Accelerated High-Quality Hidden Surface Re-

EGGH05:007-014:2005 moval.In Mei?ner and Schneider[55],pp.7–14.

[85]W HITTED T.,K AJIYA J.:Fully Procedural Graphics.In Mei?ner and Schneider[55],pp.81–90.

EGGH05:081-090:2005 [86]W ITTENBRINK C.M.:R-Buffer:A Pointeriess A-Buffer Hardware Architecture.In Akeley and Neu-

GH01:073-080:2001 mann[2],pp.73–80.

[87]W OOP S.,M ARMITT G.,S LUSALLEK P.:B-KD Trees for Hardware Accelerated Ray Tracing of Dy-

EGGH06:067-077:2006 namic Scenes.In Harris et al.[29],pp.67–77.