PCB零件库扩展
PCB Librarian Expert Product Version 14.2
January 2002
2002 Cadence Design Systems, Inc. All rights reserved.
Printed in the United States of America.
Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA
Trademarks:Trademarks and service marks of Cadence Design Systems, Inc. (Cadence) contained in this document are attributed to Cadence with the appropriate symbol.For queries regarding Cadence’s trademarks, contact the corporate legal department at the address shown above or call 1-800-862-4522.
All other trademarks are the property of their respective holders.
Restricted Print Permission:This publication is protected by copyright and any unauthorized use of this publication may violate copyright,trademark,and other laws.Except as speci?ed in this permission statement, this publication may not be copied, reproduced, modi?ed, published, uploaded, posted, transmitted, or distributed in any way,without prior written permission from Cadence.This statement grants you permission to print one (1) hard copy of this publication subject to the following conditions:
1.The publication may be used solely for personal, informational, and noncommercial purposes;
2.The publication may not be modi?ed in any way;
3.Any copy of the publication or portion thereof must include all original copyright, trademark, and other
proprietary notices and this permission statement; and
4.Cadence reserves the right to revoke this authorization at any time, and any such use shall be
discontinued immediately upon written notice from Cadence.
Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and con?dential information of Cadence or its licensors,and is supplied subject to,and may be used only by Cadence’s customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.
Restricted Rights:Use,duplication,or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.
Contents
1
PCB Librarian Expert Tools. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 T ool Con?guration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Library Explorer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Part Developer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Project Manager. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Allegro Librarian. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Concept HDL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 Allegro PCB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 CheckPlus HDL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 CAE Views . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 EDIF 300 Schematic, Symbol & Netlist Interfaces. . . . . . . . . . . . . . . . . . . . . . . . . . . .7 Verilog Model Library . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 Concept HDL Model Library. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 Allegro Model Library. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 CAD Interface Bundle Autocad DXF, IDF and IGES Interface . . . . . . . . . . . . . . . . . . .8 PCB Interface Bundle P ADS, PCAD, Cadstar & Visual PCB Database Translators. . .8 Orcad Capture CIS (Only in Windows NT). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8
1 PCB Librarian Expert Tools
Overview
PCB Librarian Expert is a suite of EDA tools focused on automating and managing the process of library development, management and veri?cation in an electrical engineering environment. Library accuracy is ensured by using Part T emplates created from corporate library speci?cations to help automate the build and veri?cation processes. Library data is managed to ensure security of a valuable corporate IP asset.
PCB Librarian Expert supports current XML standards for pin and package information, further automating the development process. The suite also includes the tools needed for design creation and veri?cation.
Tool Con?guration
Library Explorer
Library Explorer is used to create and manage your part libraries.See the Library Explorer User Guide in CDSDoc for more details on how to use Library Explorer.The PCB Librarian Expert license provides you with the data-management option using which you can manage versions of part libraries.
Part Developer
Part Developer is used to create and validate library parts for Concept HDL and Capture.It also provides the following features:
s Import interfaces
The import capabilities include:
?XML pin and package data
?Capture library data
?Concept HDL library data
s Part Templates
s Automatic creation of simulation views
Y ou can create the following simulation views automatically:
?Verilog wrappers and map ?les
?VHDL wrapper and map ?les
T o know more about how to use the Part Developer tool, see the Part Developer User Guide in CDSDoc.
Project Manager
Project Manager is the interface to the Cadence board design solution and library management.Project Manager provides a complete work?ow for the creation,validation and management of your part libraries. It also provides access to the import interfaces, part template support and ability to automatically create simulation views.
T o know more about how to use Project Manager,see the Project Manager Help.Y ou can access the help ?le from the Help menu of Project Manager.
Allegro Librarian
Allegro librarian is a version of the Allegro PCB tool used for creating and verifying PCB footprint libraries.The PCB Librarian Expert license provides access to the footprint validation feature ensuring you an automatic way of checking Allegro symbols.
See the Allegro/APD Design Guide:Defining and Developing Libraries in CDSDoc for more information about Allegro Librarian.
Concept HDL
Concept HDL is the Cadence schematic entry tool. See the Concept HDL Online Manuals in CDSDoc for information on Concept HDL.
Allegro PCB
Allegro is the Cadence PCB layout tool. See the Allegro/APD Design Guide book in CDSDoc to know more about how to use Allegro.
CheckPlus HDL
CheckPlus HDL is the design rule checker for Concept HDL designs and libraries and parts. See the CheckPlus User Guide in CDSDoc for more information on CheckPlus HDL. CAE Views
CAE Views are used to create custom interfaces to translate databases into formats that can be used by external systems.See the CAE Views HDL Programming Guide in CDSDoc for more information on CAE Views.
EDIF 300 Schematic, Symbol & Netlist Interfaces
EDIF is an industry standard format used to exchange design data between different CAD systems.Concept EDIF is Cadence’s implementation of EDIF300.For more information,see the Concept EDIF 300 User Guide book in CDSDoc.
Verilog Model Library
These are the Verilog libraries that are supplied by Cadence as part of its standard installation. Y ou can ?nd them at<$CDS_INST_DIR>/veriloglib location.
Concept HDL Model Library
These are the Concept HDL schematic libraries that are supplied by Cadence as part of its standard installation.Y ou can?nd them at<$CDS_INST_DIR>/share/library location. Allegro Model Library
These are the Allegro PCB layout libraries that are supplied by Cadence as part of its standard installation. Y ou can ?nd them at<$CDS_INST_DIR>/share/pcb/pcb_lib location.
CAD Interface Bundle Autocad DXF, IDF and IGES Interface
These are industry standard graphical data exchange formats available from within the Allegro. See Allegro documentation in CDSDoc for more information.
PCB Interface Bundle PADS, PCAD, Cadstar & Visual PCB Database Translators
These are available from within the Allegro tool. See the Allegro documentation in CDSDoc for more information.
Orcad Capture CIS (Only in Windows NT)
Capture is a design entry product that you can use to create schematics for analog or mixed signal designs,printed circuit board layout designs,and programmable logic designs.See the Orcad Capture User’s Guide and Capture CIS User’s Guide for more information.