搜档网
当前位置：搜档网 › 核心板原理图
核心板原理图
Layout Note:
DDR3 target trace impedances are as follows:
(1)Single Ended Signals = 40 ohms
(2)Differential Signals = 80 ohms
(3)Resistors should be placed past the last memory IC & as close to the device as possible.
相关主题