搜档网

搜档网

当前位置:搜档网 > LayoutGuide_DDR3

LayoutGuide_DDR3

ISSI DDR3 SDRAM Layout Guild

Revision 0A. May 4, 2012.

Introduction

This is a general PCB layout guideline for ISSI DDR3 SDRAM, especially targeting for point to point application. Chipset companies may require for a special or additional guideline for DDR3. ISSI recommends following the chipset company’s rule first.

PCB Layout Guidelines

FR-4 is commonly used for the dielectric material. And its thickness and trace width and thickness should be adjusted for matching the impedance. Trace lengths are also important that should be determined through simulation for each signal group.

In general, ISSI recommends the minimum rules for trace in PCB as below for the crosstalk. These rules are based on the assumption of signal slew rate of 1V/1ns. In slower application, crosstalk issue would be less and closer spacing may be allowed.

1. Signals from the same net group should be routed on the same layer.

2. Signals from Byte group, such as DQS, DM and 8 bits of DQ, must be routed in the same layer

3. The deviation of signal propagation delay is dependent on the timing budget on the application. Following value in the

table is a good example for the beginning of design.

LayoutGuide_DDR3

4. Minimum trace width is 0.13mm(5mil).

5. Intranet spacing, the distance between two adjacent traces within a net, is 0.2mm(7mil).

6. Internet spacing, the distance between the two outermost signals of different signal group is 15mil. Same rule applies

between one clock pair and another clock pair.

7. Differential clocks should be routed in parallel and keep the trace length short.

8. Differential clocks must be routed on the same layer and placed on an internal layer minimize the noise.

9. Keep some distance between CKE and CK/CK#

DDR3简介
Layout guide ? ? ? ? ? ? 2.DDR3 SDRAM Layout Formulas Length Matching Formulas to SO-DIMM per Channel Configurations: Clock-10 mils Clock-to-Clock ...
DDR Layout Guide
DDR Layout Guide SDRAM, DDR, DDR2, DDR3 是 RAM 技术发展的不同阶段, 对于嵌 入式系统来说, SDRAM 常用在低端, 对速率要求不高的场合, 而在 DDR/DDR2...
DDR3_desigin guide_V1.3
DDR3_desigin guide_V1.3_电子/电路_工程科技_专业资料。DDR3 布线龙芯...说明本文档为基于龙芯 3A、3B 及 2G 芯片的主板设计提供内存设计及 layout ...
DDR3设计总结
DDR3 设计规范总结 PCB Layout 在实际的 PCB 设计时,考虑到 SI、EMC 的要求...DDR 信号外,还需处理周边信号及相关电源和 GND 注意根据 LAYOUT GUIDE 处理 ...
DDR3 硬件设计和 Layout 设计【中为电子科技工作室.】
DDR3 硬件设计和 Layout 设计【中为电子科技工作室.】_计算机硬件及网络_IT/...Guide for DDR3-1066 UDIMM systems: TN_41_08 ■ JEDEC 文档:the DDR3 ...
理解DDR3及调试
DDR2/DDR3 比较之layout DDR3 layout analyze DDR3 之Write leveling DDR3 之Write leveling 实现方式 DDR3 测试之读写分离 ? DDR3写操作时,DQS write ...
A10s DDR3 Layout Guide_20130228
A10s DDR3 Layout Guide_20130228_电子/电路_工程科技_专业资料。a10sAll Winner Technology CO., Ltd. A10S DDR3 LAYOUT GUIDE V1.0 20130222 -1- Copyright ...
RK2918 DDR3 LAYOUT重点事项
RK2918 DDR3 LAYOUT重点事项_计算机硬件及网络_IT/计算机_专业资料。平板电脑 ...DDR2-800MHZ and DDR3 P... 16页 1下载券 A10s DDR3 Layout Guide... ...
DDR3处理要求
DDR3处理要求_计算机硬件及网络_IT/计算机_专业资料。DDR要求规范 A. PCB的叠...根据LAYOUT GUIDE 或客户提供的表格,分析DDR信号等长要求,在等长要求未彻底了解清楚...
经典DDR3 PCB设计指导
经典DDR3 PCB设计指导_信息与通信_工程科技_专业资料。经典DDR3 PCB设计指导Signal Integrity and PCB layout considerations for DDR2-800 Mb/s and DDR3 Present...