搜档网
当前位置:搜档网 › CD4020BCNX中文资料

CD4020BCNX中文资料

CD4020BCNX中文资料
CD4020BCNX中文资料

? 2004 Fairchild Semiconductor Corporation DS005953

https://www.sodocs.net/doc/f83451674.html,

October 1987Revised January 2004

CD4020BC ? CD4040BC ? CD4060BC 14-Stage Ripple Carry Binary Counters ? 12-Stage Ripple Carry Binary Counters ? 14-Stage Ripple Carry Binary Counters

CD4020BC ? CD4040BC ? CD4060BC 14-Stage Ripple Carry Binary Counters ?12-Stage Ripple Carry Binary Counters ?14-Stage Ripple Carry Binary Counters

General Description

The CD4020BC, CD4060BC are 14-stage ripple carry binary counters, and the CD4040BC is a 12-stage ripple carry binary counter. The counters are advanced one count on the negative transition of each clock pulse. The counters are reset to the zero state by a logical “1” at the reset input independent of clock.Features

s Wide supply voltage range: 3.0V to 15V s High noise immunity:0.45 V DD (typ.)s Low power TTL compatibility:Fan out of 2 driving 74L

or 1 driving 74LS s Medium speed operation:8 MHz typ. at V DD = 10V

s Schmitt trigger clock input

Ordering Code:

Devices also available in T ape and Reel. Specify by appending the suffix letter “X ” to the ordering code.

Connection Diagrams

Pin Assignments for DIP and SOIC

CD4020BC

Top View

Pin Assignments for DIP and SOIC

CD4040BC

Top View

Order Number Package Number

Package Description

CD4020BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow CD4020BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide CD4040BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow CD4040BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide CD4060BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow CD4060BCN

N16E

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

https://www.sodocs.net/doc/f83451674.html, 2

C D 4020B C ? C D 4040B C ? C D 4060B C

Connection Diagrams (Continued)

Pin Assignments for DIP and SOIC

CD4060BC

Top View

Schematic Diagrams

CD4020BC

CD4040BC

https://www.sodocs.net/doc/f83451674.html,

CD4020BC ? CD4040BC ? CD4060BC

Schematic Diagrams (Continued)

CD4060BC

CD4060B Typical Oscillator Connections

RC Oscillator

Crystal Oscillator

https://www.sodocs.net/doc/f83451674.html, 4

C D 4020B C ? C D 4040B C ? C D 4060B C

Absolute Maximum Ratings (Note 1)

(Note 2)

Recommended Operating Conditions

Note 1: “Absolute Maximum Ratings ” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of “Recom-mended Operating Conditions ” and “Electrical Characteristics ” provide con-ditions for actual device operation.

Note 2: V SS = 0V unless otherwise specified.

DC Electrical Characteristics (Note 2)

Note 3: Data does not apply to oscillator points φ0 and φ0 of CD4060BC. I OH and I OL are tested one output at a time.

Supply Voltage (V DD )?0.5V to +18V Input Voltage (V IN )

?0.5V to V DD +0.5V Storage Temperature Range (T S )?65°C to +150°C

Package Dissipation (P D )Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T L )(Soldering, 10 seconds)

260°C Supply Voltage (V DD )+3V to +15V Input Voltage (V IN )

0V to V DD

Operating Temperature Range (T A )

?55°C to +125°C

Symbol Parameter

Conditions

?55°C +25°C +125°C Units

Min

Max Min

Typ

Max Min

Max I DD

Quiescent Device Current

V DD = 5V, V IN = V DD or V SS 55150μA V DD = 10V, V IN = V DD or V SS 1010300V DD = 15V, V IN = V DD or V SS

2020600V OL

LOW Level Output Voltage

V DD = 5V 0.0500.050.05V V DD = 10V 0.0500.050.05V DD = 15V

0.05

00.05

0.05

V OH

HIGH Level Output Voltage

V DD = 5V 4.95 4.955 4.95V

V DD = 10V 9.959.95109.95V DD = 15V

14.95

14.95

1514.95

V IL

LOW Level Input Voltage

V DD = 5V, V O = 0.5V or 4.5V 1.52 1.5 1.5V V DD = 10V, V O = 1.0V or 9.0V 3.04 3.0 3.0V DD = 15V, V O = 1.5V or 13.5V

4.0

6 4.0

4.0

V IH

HIGH Level Input Voltage

V DD = 5V, V O = 0.5V or 4.5V 3.5 3.53 3.5V

V DD = 10V, V O = 1.0V or 9.0V 7.07.067.0V DD = 15V, V O = 1.5V or 13.5V

11.011.0911.0I OL

LOW Level Output Current V DD = 5V, V O = 0.4V 0.640.510.880.36mA (Note 3)

V DD = 10V, V O = 0.5V 1.6 1.3 2.250.9V DD = 15V, V O = 1.5V 4.2 3.48.8 2.4I OH

HIGH Level Output Current V DD = 5V, V O = 4.6V ?0.64?0.51?0.88?0.36mA (Note 3)

V DD = 10V, V O = 9.5V ?1.6?1.3?2.25?0.9V DD = 15V, V O = 13.5V ?4.2

?3.4

?8.8?2.4

I IN

Input Current

V DD = 15V, V IN = 0V ?0.1?10?5?0.1?1.0μA V DD = 15V, V IN = 15V

0.1

10?5

0.1 1.0

https://www.sodocs.net/doc/f83451674.html,

CD4020BC ? CD4040BC ? CD4060BC

AC Electrical Characteristics (Note 4)

CD4020BC, CD4040BC T A = 25°C, C L = 50 pF, R L = 200k, t r = t f = 20 ns, unless otherwise noted

Note 4: AC Parameters are guaranteed by DC correlated testing.

Symbol Parameter

Conditions

Min

Typ Max Units

t PHL1, t PLH1

Propagation Delay Time to Q 1

V DD = 5V 250550ns V DD = 10V 100210V DD = 15V

75150t PHL , t PLH

Interstage Propagation Delay Time V DD = 5V 150330ns from Q n to Q n +1

V DD = 10V 60125V DD = 15V 4590t THL , t TLH

Transition Time

V DD = 5V 100200ns V DD = 10V 50100V DD = 15V

4080t WL , t WH

Minimum Clock Pulse Width

V DD = 5V 125335ns V DD = 10V 50125V DD = 15V

40

100t rCL , t fCL

Maximum Clock Rise and Fall Time V DD = 5V

No Limit ns V DD = 10V No Limit V DD = 15V

No Limit

f CL

Maximum Clock Frequency

V DD = 5V 1.54MHz

V DD = 10V 410V DD = 15V

5

12t PHL(R)

Reset Propagation Delay

V DD = 5V 200450ns V DD = 10V 100210V DD = 15V

80170t WH(R)

Minimum Reset Pulse Width

V DD = 5V 200450ns V DD = 10V 100210V DD = 15V

80170C IN Average Input Capacitance Any Input

57.5

pF C PD

Power Dissipation Capacitance

50

pF

https://www.sodocs.net/doc/f83451674.html, 6

C D 4020B C ? C D 4040B C ? C D 4060B C

AC Electrical Characteristics (Note 5)

CD4060BC T A = 25°C, C L = 50 pF, R L = 200k, t r = t f = 20 ns, unless otherwise noted

Note 5: AC Parameters are guaranteed by DC correlated testing.

RC Oscillator Notes:Symbol Parameter

Conditions

Min

Typ Max Units

t PHL4, t PLH4

Propagation Delay Time to Q 4

V DD = 5V 5501300ns V DD = 10V 250525V DD = 15V

200400t PHL , t PLH

Interstage Propagation Delay Time V DD = 5V 150330ns from Q n to Q n +1

V DD = 10V 60125V DD = 15V 4590t THL , t TLH

Transition Time

V DD = 5V 100200ns V DD = 10V 50100V DD = 15V

4080t WL , t WH

Minimum Clock Pulse Width

V DD = 5V 170500ns V DD = 10V 65170V DD = 15V

50

125t rCL , t fCL

Maximum Clock Rise and Fall Time V DD = 5V

No Limit ns V DD = 10V No Limit V DD = 15V

No Limit

f CL

Maximum Clock Frequency

V DD = 5V 13MHz

V DD = 10V 38V DD = 15V

4

10t PHL(R)

Reset Propagation Delay

V DD = 5V 200450ns V DD = 10V 100210V DD = 15V

80170t WH(R)

Minimum Reset Pulse Width

V DD = 5V 200450ns V DD = 10V 100210V DD = 15V

80170C IN Average Input Capacitance Any Input

57.5

pF C PD

Power Dissipation Capacitance

50

pF 1.R 2 = 2 R 1 to 10 R 1

2.RC Oscillator applications are not recommended at supply voltages below 7.0V for R 1 < 50 k ?

3. f ≈

1at V CC = 10V

2.2 R 1 C X

https://www.sodocs.net/doc/f83451674.html,

CD4020BC ? CD4040BC ? CD4060BC

Physical Dimensions

inches (millimeters) unless otherwise noted

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

Package Number M16A

https://www.sodocs.net/doc/f83451674.html,

8

C D 4020B C ? C D 4040B C ? C D 4060B C 14-S t a g e R i p p l e C a r r y B i n a r y C o u n t e r s ? 12-S t a g e R i p p l e C a r r y B i n a r y C o u n t e r s ? 14-S t a g e R i p p l e C a r r y B i n a r y C o u n t e r s

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.LIFE SUPPORT POLICY

FAIRCHILD ’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:1.Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea-sonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be rea-sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

https://www.sodocs.net/doc/f83451674.html,

相关主题