at89c52单片机中英文资料对照外文翻译文献综述

at89c52单片机简介

中英文资料对照外文翻译文献综述

A T89C52 Single-chip microprocessor introduction

Selection of Single-chip microprocessor

1. Development of Single-chip microprocessor

The main component part of Single-chip microprocessor as a result of by such centralize to be living to obtain on the chip，In immediate future middle processor CPU。Storage RAM immediately﹑memoy read ROM﹑Interrupt system、Timer /'s counter along with I/O's rim electric circuit awaits the main microcomputer section，The lumping is living on the chip。Although the Single-chip microprocessor r is only a chip，Yet through makes up and the meritorous service be able to on sees，It had haveed the calculating machine system property，calling it for this reason act as Single-chip microprocessor r minisize calculating machine SCMS and abbreviate the Single-chip microprocessor。

1976Year the Inter corporation put out 8 MCS－48Set Single-chip microprocessor computer，After being living more than 20 years time in development that obtain continuously and wide-ranging application。1980Year that corporation put out high performance MCS －51Set Single-chip microprocessor。This type of Single-chip microprocessor meritorous service capacity、The addressing range wholly than early phase lift somewhat，Use also comparatively far more at the moment。1982Year that corporation put out the taller 16 Single-chip microprocessor MCS of performance once

more －96Set。The Single-chip microprocessor computer development havees the performance more and more to be improved﹑More and more distinguishings feature of strain。

2. Adopt the Single-chip microprocessor strong point

Hacker use，Agileization of application。

●Have memory、Calculation and look-up meritorous service capacity。May make the apparatus bearing that the rule can not make。

●The command system is fit for the real-time control。

●Bulk is little，Execution speed is quickly。

●Dependability is high，The antijamming capability is powerful。

●The temperature use limit is vast。

●Power-off protection is improved。

●The product development cycle brief。

●Identical set is much as the necessary interface chip sort，The meritorous service be able to be completely，Be convenient for to pick up achieve the minimal system。

●On the basis of the tall science and technology demand，Integration in common use software，Hardware （In case PL/M language，DAM's wave pattern producer，Analog switch awaits ）Application is agile。

Hence，Native is designed adoping with the Single-chip microprocessor core components designs。

3 . AT89C52 Component

A T89C52 microprocessor main function parameter：

And completely compatible with the MCS-51 product instruction and thepin

The 8K byte is programmable/scratches writes Flash to dodge the fastmemory

1,000 time scratches writes the cycle

Entire static operation: 0Hz - 24MHz

Three levels of encryptions program memory

256×8 byte interior RAMs

32 programmable I/O lines

3 16 fixed time/counters

8 interrupt sources

Programmable serial UART channel

The low power loss is idle and falls the electricity pattern

CPU's composition

The CPU is the Single-chip microprocessor core components，It consists of that ruing the arithmetic sum controller await。

1. Arithmetic unit

The meritorous service of arithmetic unit be able to be carrying on arithmetic operation and logic operation，The half-byte may be adjust﹑The separate word length and so on the data manipulate。

2. Order counter PC

It is used for leaving second order which will the be carried out address。The address that the order points out in accordance PC brings out through the storage afterwards，The PC be able to plus 1 voluntarily，In immediate future point to the second order。

3. Order product register

Leave the instruction code in the order register。When CPU's execute instruction，Send into the order register through reading aloud the instruction code get in the order storage，Decipher queen after the decipherer，Issue the relevant control signal through fixed time against the control circuit。Complete the order meritorous service capacity.

Storage

1. Order storage

Used to leave order and form constant。As to 8751，EA＝1Hour，Slice internal

procedure storage is occupied 0000H ～0When FFFH，Order storage fetch piece through the slice.

2. Data storage utensil

8751No matter the Single-chip microprocessor data storage utensil is living on the physics and the logic goes up wholly being divided into two addresss space，One act as the internal data storage，Call on the internal data storage in the way of order of MOV's，Another act as the external data storage utensil，Call on external data storage articles of daily use order of MOVX's，Addressing mode indirect addressing。

Meritorous service capacity register special.

MCS－51Latch inner place the Single-chip microprocessor、Timer、Serial port data bumpers along with different control register and the conditions register has wholly ariseed with the meritorous service capacity register special shape。TAM's address space limit included they decentralized distributions（80H～FDH）It is inside。

8751The inside particular meritorous service capacity register consists of operating the register、Register of address、The rim latch reaches to be used the interception、Count / fixed a time and the serial port administration register。

The calculation register consists of accumulator A、Register B and program mode word register PSW。

The register of address consists of indicator DPTR of warehouse indicator SP and data addresses。MCS－51The SP of Single-chip microprocessor act as 8，The place included the warehouse among the RAM is comparatively more agile。Data pointer DPTR is 16 registers，Such high position byte is expressed in the way of DPh，The position is expressed in the way of DPI，In immediate future may as 16 register DPTRs the handle，8 register DPh and DPIs who also may do worthwhile independence handle。

Port P0 ～The P3 is separately I/O port P0 ～The latch of P3。P0～P3 is as register special still usable direct addressing means participation else operating

instruction operation。

Serial data bumper SBUF is used conveying either the data the receiveed loading，In reality it is consising of two independence registers，One is transmiting the bumper，Another is receives the bumper。

A T89C52 pin explanation

The A T89C52 monolithic integrated circuit uses 40 pins the double row straightto insert the seal way.

The power source pin turns on the monolithic integrated circuit thework power source.

VCC: Meets the +5V power source.

GND: Earth.

●Port 0: Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as highimpedance inputs.

Port 0 can also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

●Port 1:Port 1 is an 8-bit bi-directional I/O port with internal pullups.The Port 1 output buffers can sink/source four TTL inputs.When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs,Port 1 pins that are externally being pulled low will source current (IIL) because of the internal pullups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively,

as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

●Port 2:Port 2 is an 8-bit bi-directional I/O port with internal pullups.The Port 2 output buffers can sink/source four TTL inputs.When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs,Port 2 pins that are externally being pulled low will source current (IIL) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

●Port 3:Port 3 is an 8-bit bi-directional I/O port with internal pullups.The Port 3 output buffers can sink/source four TTL inputs.When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs,Port 3 pins that are externally being pulled low will source current (IIL) because of the pullups.

Port 3 also serves the functions of various special features of the AT89C51, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

●RST:Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device

●ALE/PROG:Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory.This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator

frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

●PSEN:Program Store Enable is the read strobe to external program memory.

When the AT89C52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

●EA/VPP:External Access Enable. EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH.Note, however, that if lock bit 1 is programmed, EA will be internally latched on reset.

EA should be strapped to VCC for internal program executions.

This pin also receives the 12-volt programming enable voltage (VPP) during Flash programming when 12-volt programming is selected.

●XTAL1:Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

●XTAL2:Output from the inverting oscillator amplifier.

●Special Function Registers:A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied,and unoccupied addresses may not be implemented on the chip.Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations,since they may be used in future products to invoke new features. In that case, the reset or inactive

values of the new bits will always be 0.

Data Memory:The A T89C52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access SFR space.

Timer 0 and 1:Timer 0 and Timer 1 in the A T89C52 operate the same way as Timer 0 and Timer 1 in the AT89C51.

Timer 2:Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2).Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 3.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition,the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

AT89C52单片机介绍

1. 单片机的发展

单片机因将其主要组成部分集中在一个芯片上得名，即中央处理器CPU。存储器RAM﹑只读存储器ROM﹑中断系统﹑定时器/计数器以及I/O口电路等主要微型机部分，集中在一个芯片上。虽然单片机只是一个芯片，但从组成和功能上看，它已具有了计算机系统的属性，为此称它为单片机微型计算机SCMS简称单片机。

1976年Inter公司推出了8位的MCS－48系列单片机，在以后20多年的时间里得到了不断的发展和广泛的应用。1980年该公司推出了高性能的MCS－51系列单片机。这类单片机的功能﹑寻址范围都比早期有所提高，目前应用也比较多。1982年该公司又推出了性能更高的16位单片机MCS－96系列的。单片机发展具有性能越来越完善﹑品种越来越多的特点。

2. 采用单片机的优点

●硬件通用化，应用灵活化。

●具有记忆﹑计算和查表功能。可制成常规无法制成的仪器仪表。

●指令系统适合实时控制。

●体积小，执行速度快。

●可靠性高，抗干扰能力强。

●温度使用范围广。

●断电保护完善。

●产品开发周期短。

●同一系列和配套接口芯片种类多，功能全，便于挑选来实现最小系统。

●根据高科技要求，集成常用软件，硬件（如PL/M,BASIC,FORTH语言，DAM 波形发生器，模拟开关等）应用灵活。

因此，本设计采用以单片机位核心的部件设计。

3. AT89C52单片机的结构

AT89C52单片机主要性能参数：

●与MCS-51产品指令和引脚完全兼容

●8K字节可编程/擦写Flash闪速存储器

●1000次擦写周期

●全静态操作：0Hz—24MHz

●三级加密程序存储器

●256×8字节内部RAM

●32个可编程I/O口线

●3个16位定时/计数器

●8个中断源

●可编程串行UART通道

●低功耗空闲和掉电模式

3.1 CPU结构

CPU是单片机的核心部件，它由运行算术和控制器等组成。

1. 运算器

运算器的功能是进行算术运算和逻辑运算，可以对半字节﹑单字节等数据进行操作。

2. 程序计数器PC

它用来存放下一条要执行的指令的地址。当一条指令按照PC所指的地址从存储器中取出后，PC会自动加1，即指向下一条指令。

（3）指令积寄存器

指令寄存器中存放指令代码。CPU执行指令时，由程序存储器中读取的指令代码送入指令寄存器，经译码器译码后，由定时与控制电路发出相应的控制信号。完成指令功能。

3.2 存储器

1. 程序存储器

用于存放程序及表格常数。对于8751，EA＝1时，片内程序存储器占用0000H～0FFFH时，则从片外程序存储器取指令。

2. 数据存储器

8751单片机数据存储器无论在物理上和逻辑上都分为两地址空间，一个为内部数据存储器，访问内部数据存储器用MOV指令，另一个为外部数据存储器，访问外部数据存储器用MOVX指令，寻址方式间接寻址。

3.3 专用功能寄存器

MCS－51单片机内的锁存器、定时器、串行口数据缓冲器以及各种控制寄存器和状态寄存器都是以专用功能寄存器的形式出现的。它们分散的分布在内部TAM地址空间范围（80H～FDH）内。

8751内的特殊功能寄存器包括运算寄存器、地址寄存器、口锁存器及用于中断、计数/定时和串行口管理的寄存器。

运算寄存器包括累加器A﹑寄存器B及程序状态字寄存器PSW。

地址寄存器包括堆栈指示器SP和数据地址指示器DPTR。MCS－51单片机的SP 为8位，堆栈在内部RAM中的位置比较灵活。数据指针DPTR是一个16位寄存器，其高位字节用DPh表示，地位用DPI表示，即可以作为一个16位寄存器DPTR来处

英文文献翻译

中等分辨率制备分离的 快速色谱技术 W. Clark Still,* Michael K a h n , and Abhijit Mitra Departm(7nt o/ Chemistry, Columbia Uniuersity,1Veu York, Neu; York 10027 ReceiLied January 26, 1978 我们希望找到一种简单的吸附色谱技术用于有机化合物的常规净化。这种技术是适于传统的有机物大规模制备分离，该技术需使用长柱色谱法。尽管这种技术得到的效果非常好，但是其需要消耗大量的时间，并且由于频带拖尾经常出现低复原率。当分离的样本剂量大于1或者2g时，这些问题显得更加突出。近年来，几种制备系统已经进行了改进，能将分离时间减少到1-3h，并允许各成分的分辨率ΔR f≥（使用薄层色谱分析进行分析）。在这些方法中，在我们的实验室中，媒介压力色谱法1和短柱色谱法2是最成功的。最近，我们发现一种可以将分离速度大幅度提升的技术，可用于反应产物的常规提纯，我们将这种技术称为急骤色谱法。虽然这种技术的分辨率只是中等（ΔR f≥），而且构建这个系统花费非常低，并且能在10-15min内分离重量在的样本。4 急骤色谱法是以空气压力驱动的混合介质压力以及短柱色谱法为基础，专门针对快速分离，介质压力以及短柱色谱已经进行了优化。优化实验是在一组标准条件5下进行的，优化实验使用苯甲醇作为样本，放在一个20mm*5in.的硅胶柱60内，使用Tracor 970紫外检测器监测圆柱的输出。分辨率通过持续时间（r）和峰宽（w,w/2）的比率进行测定的（Figure 1），结果如图2-4所示，图2-4分别放映分辨率随着硅胶颗粒大小、洗脱液流速和样本大小的变化。

文献综述,外文翻译,论文网站

文献综述怎么写 1) 什么是文献综述? 文献综述是研究者在其提前阅读过某一主题的文献后，经过理解、整理、融会贯通，综合分析和评价而组成的一种不同于研究论文的文体。 2) 文献综述的写作要求 1、文献综述的格式 文献综述的格式与一般研究性论文的格式有所不同。这是因为研究性的论文注重研究的方法和结果，而文献综述介绍与主题有关的详细资料、动态、进展、展望以及对以上方面的评述。因此文献综述的格式相对多样，但总的来说，一般都包含以下四部分：即前言、主题、总结和参考文献。撰写文献综述时可按这四部分拟写提纲，再根据提纲进行撰写工作。 前言，要用简明扼要的文字说明写作的目的、必要性、有关概念的定义，综述的范围，阐述有关问题的现状和动态，以及目前对主要问题争论的焦点等。前言一般200-300字为宜，不宜超过500字。 正文，是综述的重点，写法上没有固定的格式，只要能较好地表达综合的内容，作者可创造性采用诸多形式。正文主要包括论据和论证两个部分，通过提出问题、分析问题和解决问题，比较不同学者对同一问题的看法及其理论依据，进一步阐明问题的来龙去脉和作者自己的见解。当然，作者也可从问题发生的历史背景、目前现状、发展方向等提出文献的不同观点。正文部分可根据内容的多少可分为若干个小标题分别论述。 小结，是结综述正文部分作扼要的总结，作者应对各种观点进行综合评价，提出自己的看法，指出存在的问题及今后发展的方向和展望。内容单纯的综述也可不写小结。 参考文献，是综述的重要组成部分。一般参考文献的多少可体现作者阅读文献的广度和深度。对综述类论文参考文献的数量不同杂志有不同的要求，一般以30条以内为宜，以最近3-5年内的最新文献为主。 2、文献综述规定 1. 为了使选题报告有较充分的依据，要求硕士研究生在论文开题之前作文献综述。 2. 在文献综述时，研究生应系统地查阅与自己的研究方向有关的国内外文献。通常阅读文献不少于30篇，且文献搜集要客观全面 3. 在文献综述中，研究生应说明自己研究方向的发展历史，前人的主要研究成果，存在的问题及发展趋势等。 4. 文献综述要条理清晰，文字通顺简练。 5. 资料运用恰当、合理。文献引用用方括号[ ]括起来置于引用词的右上角。 6. 文献综述中要有自己的观点和见解。不能混淆作者与文献的观点。鼓励研究生多发现问题、多提出问题、并指出分析、解决问题的可能途径，针对性强。 7. 文献综述不少于3000字。 3、注意事项 ⒈搜集文献应尽量全。掌握全面、大量的文献资料是写好综述的前提，否则，随便搜集一点资料就动手撰写是不可能写出好的综述。 ⒉注意引用文献的代表性、可靠性和科学性。在搜集到的文献中可能出现观点雷同，有的文献在可靠性及科学性方面存在着差异，因此在引用文献时应注意选用代表性、可靠性和科学性较好的文献。 ⒊引用文献要忠实文献内容。由于文献综述有作者自己的评论分析，因此在撰写时应分清作者的观点和文献的内容，不能篡改文献的内容。引用文献不过多。文献综述的作者引用间接文献的现象时有所见。如果综述作者从他人引用的参考文献转引过来，这些文献在他人

单片机_英文参考文献

Structure and function of the MCS-51 series Structure and function of the MCS-51 series one-chip computer MCS-51 is a name of a piece of one-chip computer series which Intel Company produces. This company introduced 8 top-grade one-chip computers of MCS-51 series in 1980 after introducing 8 one-chip computers of MCS-48 series in 1976. It belong to a lot of kinds this line of one-chip computer the chips have,such as 8051, 8031, 8751, 80C51BH, 80C31BH,etc., their basic composition, basic performance and instruction system are all the same. 8051 daily representatives- 51 serial one-chip computers . An one-chip computer system is made up of several following parts: ( 1) One microprocessor of 8 (CPU). ( 2) At slice data memory RAM (128B/256B),it use not depositting not can reading /data that write, such as result not middle of operation, final result and data wanted to show, etc. ( 3) Procedure memory ROM/EPROM (4KB/8KB ), is used to preserve the procedure , some initial data and form in slice. But does not take ROM/EPROM within some one-chip computers, such as 8031 , 8032, 80C ,etc.. ( 4) Four 8 run side by side I/O interface P0 four P3, each mouth can use as introduction , may use as exporting too. ( 5) Two timer / counter, each timer / counter may set up and count in the way, used to count to the external incident, can set up into a timing way too, and can according to count or result of timing realize the control of the computer. ( 6) Five cut off cutting off the control system of the source . ( 7) One all duplexing serial I/O mouth of UART (universal asynchronous receiver/transmitter (UART) ), is it realize one-chip computer or one-chip computer and serial communication of computer to use for. ( 8) Stretch oscillator and clock produce circuit, quartz crystal finely tune electric capacity need outer. Allow oscillation frequency as 12 megahertas now at most. Every the above-mentioned part was joined through the inside data bus .Among them, CPU is a core of the one-chip computer, it is the control of the computer and command centre, made up of such parts as arithmetic unit and controller , etc.. The arithmetic unit can carry on 8 persons of arithmetic operation and unit ALU of logic operation while including one, the 1 storing device temporarilies of 8, storing device 2 temporarily, 8's accumulation

步进电机及单片机英文文献及翻译

外文文献： Knowledge of the stepper motor What is a stepper motor： Stepper motor is a kind of electrical pulses into angular displacement of the implementing agency. Popular little lesson: When the driver receives a step pulse signal, it will drive a stepper motor to set the direction of rotation at a fixed angle (and the step angle). You can control the number of pulses to control the angular displacement, so as to achieve accurate positioning purposes; the same time you can control the pulse frequency to control the motor rotation speed and acceleration, to achieve speed control purposes. What kinds of stepper motor sub-： In three stepper motors: permanent magnet (PM), reactive (VR) and hybrid (HB) permanent magnet stepper usually two-phase, torque, and smaller, step angle of 7.5 degrees or the general 15 degrees; reaction step is generally three-phase, can achieve high torque output, step angle of 1.5 degrees is generally, but the noise and vibration are large. 80 countries in Europe and America have been eliminated; hybrid stepper is a mix of permanent magnet and reactive advantages. It consists of two phases and the five-phase: two-phase step angle of 1.8 degrees while the general five-phase step angle of 0.72 degrees generally. The most widely used Stepper Motor. What is to keep the torque (HOLDING TORQUE) How much precision stepper motor? Whether the cumulative： The general accuracy of the stepper motor step angle of 3-5%, and not cumulative.

计算机网络-外文文献-外文翻译-英文文献-新技术的计算机网络

New technique of the computer network Abstract The 21 century is an ages of the information economy, being the computer network technique of representative techniques this ages, will be at very fast speed develop soon in continuously creatively, and will go deep into the people's work, life and study. Therefore, control this technique and then seem to be more to deliver the importance. Now I mainly introduce the new technique of a few networks in actuality live of application. keywords Internet Network System Digital Certificates Grid Storage 1. Foreword Internet turns 36, still a work in progress Thirty-six years after computer scientists at UCLA linked two bulky computers using a 15-foot gray cable, testing a new way for exchanging data over networks, what would ultimately become the Internet remains a work in progress. University researchers are experimenting with ways to increase its capacity and speed. Programmers are trying to imbue Web pages with intelligence. And work is underway to re-engineer the network to reduce Spam (junk mail) and security troubles. All the while threats loom: Critics warn that commercial, legal and political pressures could hinder the types of innovations that made the Internet what it is today. Stephen Crocker and Vinton Cerf were among the graduate students who joined UCLA professor Len Klein rock in an engineering lab on Sept. 2, 1969, as bits of meaningless test data flowed silently between the two computers. By January, three other "nodes" joined the fledgling network.

单片机的外文文献及中文翻译

SCM is an integrated circuit chip, is the use of large scale integrated circuit technology to a data processing capability of CPU CPU random access memory RAM, read-only memory ROM, a variety of I / O port and interrupt system, timers / timer functions (which may also include display driver circuitry, pulse width modulation circuit, analog multiplexer, A / D converter circuit) integrated into a silicon constitute a small and complete computer systems. SCM is also known as micro-controller (Microcontroller), because it is the first to be used in industrial control. Only a single chip by the CPU chip developed from a dedicated processor. The first design is by a large number of peripherals and CPU on a chip in the computer system, smaller, more easily integrated into a complex and demanding on the volume control device which. The Z80 INTEL is the first designed in accordance with this idea processor, then on the development of microcontroller and dedicated processors will be parting ways. Are 8-bit microcontroller early or 4 bits. One of the most successful is the INTEL 8031, for a simple, reliable and good performance was a lot of praise. Then developed in 8031 out of MCS51 MCU Systems. SCM systems based on this system until now is still widely used. With the increased requirements of industrial control field, began a 16-bit microcontroller, but not ideal because the cost has not been very widely used. After 90 years with the great development of consumer electronics, microcontroller technology has been a huge increase. With INTEL i960 series, especially the later series of widely used ARM, 32-bit microcontroller quickly replace high-end 16-bit MCU status and enter the mainstream market. The traditional 8-bit microcontroller performance have been the rapid increase capacity increase compared to 80 the number of times. Currently, high-end 32-bit microcontroller clocked over 300MHz, the performance catching the mid-90s dedicated processor, while the average model prices fall to one U.S. dollar, the most high-end [1] model only 10 dollars. Modern SCM systems are no longer only in the development and use of bare metal environment, a large number of proprietary embedded operating system is widely used in the full range of SCM. The handheld computers and cell phones as the core processing of high-end microcontroller can even use a dedicated Windows and Linux operating systems. SCM is more suitable than the specific processor used in embedded systems, so it was up to the application. In fact the number of SCM is the world's largest computer. Modern human life used in almost every piece of electronic and mechanical products will be integrated single chip. Phone, telephone, calculator, home appliances, electronic toys, handheld computers and computer accessories such as a mouse with a 1-2 in both the Department of SCM. Personal computer will have a large number of SCM in the work. General car with more than 40 microcontroller, a complex industrial control systems may even hundreds of single chip at the same time work! SCM is not only far exceeds the number of PC and other computing the sum, or even more than the number of human beings. Single chip, also known as single-chip microcontroller, it is not complete a certain logic chips, but to a computer system integrated into a chip. Equivalent to a

变电站_外文翻译_外文文献_英文文献_变电站的综合概述

英文翻译 A comprehensive overview of substations Along with the economic development and the modern industry developments of quick rising, the design of the power supply system become more and more completely and system. Because the quickly increase electricity of factories, it also increases seriously to the dependable index of the economic condition, power supply in quantity. Therefore they need the higher and more perfect request to the power supply. Whether Design reasonable, not only affect directly the base investment and circulate the expenses with have the metal depletion in colour metal, but also will reflect the dependable in power supply and the safe in many facts. In a word, it is close with the economic performance and the safety of the people. The substation is an importance part of the electric power system, it is consisted of the electric appliances equipments and the Transmission and the Distribution. It obtains the electric power from the electric power system, through its function of transformation and assign, transport and safety. Then transport the power to every place with safe, dependable, and economical. As an important part of power’s transport and control, the transformer substation must change the mode of the traditional design and control, then can adapt to the modern electric power system, the development of modern industry and the of trend of the society life. Electric power industry is one of the foundations of national industry and national economic development to industry, it is a coal, oil, natural gas, hydropower, nuclear power, wind power and other energy conversion into electrical energy of the secondary energy industry, it for the other departments of the national economy fast and stable development of the provision of adequate power, and its level of development is a reflection of the country's economic development an important indicator of the level. As the power in the industry and the importance of the national economy, electricity transmission and distribution of electric energy used in these areas is an indispensable component.。Therefore, power transmission and distribution is critical. Substation is to enable superior power plant power plants or power after adjustments to the lower load of books is an important part of power transmission. Operation of its functions, the capacity of a direct impact on the size of the lower load power, thereby affecting the industrial production and power consumption.Substation system if a link failure, the system will protect the part of action. May result in power outages and so on, to the production and living a great disadvantage. Therefore, the substation in the electric power system for the protection of electricity reliability,

员工激励的文献综述、外文翻译.doc

一、激励理论的背景 在经济发展的过程中,劳动分工与交易的出现带来了激励问题。激励理论是行为科学中用于处理需要，动机，目标和行为四者之间关系的核心理论。行为科学认为人的动机来自需要，由需要确定人们的行为目标，激励则作用于人内心活动，激发，驱动和强化人的行为。哈佛大学维廉詹姆士研究表明：在没有激励措施下,下属一般仅能发挥工作能力的20%～30%，而当他受到激励后,其工作能力可以提升到80%～90%，所发挥的作用相当于激励前的3到4倍。日本丰田公司采取激励措施鼓励员工提建议，结果仅1983年一年，员工提了165万条建议，平均每人31条，它为公司带来900亿日元利润，相当于当年总利润的18%。由于激励的效果明显，所以各种组织为了提高生产效率，有些专家学者就开始了对激励理论的研究之中，探索激励的无穷潜力。 二、国外研究现状 国外对于激励理论有了大量的研究并获得了丰硕的成果。总体来说，可以分为两类激励理论。一类是以人的心理需求和动机为主要研究对象的激励理论，熟称“内容型激励理论”。另一类是以人的心理过程和行为过程相互作用的动态系统为研究对象的激励过程理论,它也被称作是“行为型激励理论”。 1 内容型激励理论 1.1 奠瑞的人类人格理论 这种理论认为，在面临着动态且不断变化的环境时，人们都是自适应的。它把需求分成了两种类型，即生理需求和心理需求。前者与人体基本生理过程的满足感有关，而后者所关注的是情绪上和精神上的满足感。 1.2 马斯洛的“需要层次”理论 美国心理学家马斯洛(A.H.Maslow)进一步发展了莫瑞的研究，在1954年出版的《动机与人格》一书中对该理论作了进一步的阐释。马斯洛认为人的需要可以划分为五个层次，从低到高依次为生理需要，安全需要，社交需要，尊熏需要，自我实现需要，且这五个层次的顺序，对每个人都是相同的。只有当较低层次的需要获得了基本满足后，下一个较高层次的需要才能成为主导需要。 1.3 赫茨伯格的激励—保健双因素理论 美国心理学家赫茨伯格因素理论打破了这一假设。他于1959年在《工作的激励》一书中提出了保健——激励因素理论，简称双因素理论。即保健因素和激励因素。保健因素可以用来体现高水平员工的不满意，激励因素可以用来体现高水平员工的满意度。他认为只有激励因素才能促发员工积极性,提高生产效率。 2 行为型激励理论 2.1 洛克的目标设置理论 2O世纪6O年代末，埃德温·A·洛克和他的同事们花了许多年的时间研究目标对于人类行为和绩效的效果。他们的研究导致了目标设置理论的创立并不断地得到验证，提出：指向一共同目标的工作意向是工作效率的主要源泉。他还提出了具体的设置目标的步骤。 2.2 亚当斯的公平理论 美国心理学家亚当斯(J.s.Adams)对员工受激励程度的大小与他人之间的关系进行研究，并在《工人关于工资不公平的内心冲突同其生产率的关系》(1962年与罗森合写)，《工

中英文论文对照格式

英文论文APA格式 英文论文一些格式要求与国内期刊有所不同。从学术的角度讲，它更加严谨和科学，并且方便电子系统检索和存档。 版面格式

表格 表格的题目格式与正文相同，靠左边，位于表格的上部。题目前加Table后跟数字，表示此文的第几个表格。 表格主体居中，边框粗细采用0.5磅；表格内文字采用Times New Roman，10磅。 举例： Table 1. The capitals, assets and revenue in listed banks

图表和图片 图表和图片的题目格式与正文相同，位于图表和图片的下部。题目前加Figure 后跟数字，表示此文的第几个图表。图表及题目都居中。只允许使用黑白图片和表格。 举例： Figure 1. The Trend of Economic Development 注：Figure与Table都不要缩写。 引用格式与参考文献 1. 在论文中的引用采取插入作者、年份和页数方式，如"Doe (2001, p.10) reported that …" or "This在论文中的引用采取作者和年份插入方式，如"Doe (2001, p.10) reported that …" or "This problem has been studied previously (Smith, 1958, pp.20-25)。文中插入的引用应该与文末参考文献相对应。 举例：Frankly speaking, it is just a simulating one made by the government, or a fake competition, directly speaking. (Gao, 2003, p.220). 2. 在文末参考文献中，姓前名后，姓与名之间以逗号分隔；如有两个作者，以and连接；如有三个或三个以上作者，前面的作者以逗号分隔，最后一个作者以and连接。 3. 参考文献中各项目以“点”分隔，最后以“点”结束。 4. 文末参考文献请按照以下格式：

博物馆 外文翻译 外文文献 英文文献

第一篇： 航空博物馆与航空展示公园 巴特罗米耶杰·基谢列夫斯基 飞翔的概念、场所的精神、老机场的建筑---克拉科夫新航空博物馆理性地吸取了这些元素，并将它们整合到一座建筑当中。Rakowice-Czyzyny机场之前的旧飞机修理库为新建筑的平面和高度设定了模数比例。在此基本形态上进一步发展，如同裁切和折叠一架纸飞机，生成了一座巨大的建筑。其三角形机翼是由混凝土制成，却如同风动螺旋桨一样轻盈。这个机翼宽大通透，向各个方向开敞。它们的形态与组织都是依据内部功能来设计的。机翼部分为3个不平衡的平面，使内外景观在不断变化中形成空间的延续性，并且联系了建筑内的视觉焦点和室外的展览区。 新航空展示公园的设计连接了博物馆的8栋建筑和户外展览区，并与历史体验建立联系。从前的视觉轴线与通道得到尊重，旧的道路得到了完善，朝向飞机场和跑道的空间被限定出来。每栋建筑展示了一个主题或是一段飞行史。建筑周围伸展出巨大的平台，为特殊主题的室外展览提供了空间。博物馆容纳了超过150架飞机、引擎、飞行复制品、成套的技术档案和历史图片。这里的特色收藏是飞机起源开始的各种飞行器，如Jatho1903、Grade1909、莱特兄弟1909年的飞机模型和1911年的鸽式单翼机。 The first passage: Museum for aviation and aviation exhibition park Bartiomiej Kislelewski The idea of flying, the spirit of place, the structure of the historic airfield – the new Museum of Aviation in Krakow takes up these references intellectually and synthesizes them into a building. The old hangars of the former airport Rakowice Czyzyny set the modular scale for the footprint and the height of the new building. Developed from this basic shape, as if cut out and folded like a paper airplane, a large structure has been generated, with triangular wings made of concrete and yet as light as a wind-vane propeller. The wings are generously glazed and open in all directions. Their form and arrangement depend on the interior uses. In the floor plans of the wings, the three offset

大数据外文翻译参考文献综述

大数据外文翻译参考文献综述 (文档含中英文对照即英文原文和中文翻译) 原文： Data Mining and Data Publishing Data mining is the extraction of vast interesting patterns or knowledge from huge amount of data. The initial idea of privacy-preserving data mining PPDM was to extend traditional data mining techniques to work with the data modified to mask sensitive information. The key issues were how to modify the data and how to recover the data mining result from the modified data. Privacy-preserving data mining considers the problem of running data mining algorithms on confidential data that is not supposed to be revealed even to the party

running the algorithm. In contrast, privacy-preserving data publishing (PPDP) may not necessarily be tied to a specific data mining task, and the data mining task may be unknown at the time of data publishing. PPDP studies how to transform raw data into a version that is immunized against privacy attacks but that still supports effective data mining tasks. Privacy-preserving for both data mining (PPDM) and data publishing (PPDP) has become increasingly popular because it allows sharing of privacy sensitive data for analysis purposes. One well studied approach is the k-anonymity model [1] which in turn led to other models such as confidence bounding, l-diversity, t-closeness, (α,k)-anonymity, etc. In particular, all known mechanisms try to minimize information loss and such an attempt provides a loophole for attacks. The aim of this paper is to present a survey for most of the common attacks techniques for anonymization-based PPDM & PPDP and explain their effects on Data Privacy. Although data mining is potentially useful, many data holders are reluctant to provide their data for data mining for the fear of violating individual privacy. In recent years, study has been made to ensure that the sensitive information of individuals cannot be identified easily. Anonymity Models, k-anonymization techniques have been the focus of intense research in the last few years. In order to ensure anonymization of data while at the same time minimizing the information